Abslruf-This paper describes a design strategy towards a low power, DC level insensitive comparator with stable propagation time. The comparator b must suitable in applications were a constant propagation delay is critical, such as level crossing detection in ultrasound measurements and time quantization A/D convertem. The use of a long absolute propagation delay allows low power consumption while keeping the Signal dependent propagation delay variation low. The comparator b able to process signals with all DC level within power rails due to a constant-gm, rail-to-rail, single-ended to differential converter implemented in the input stage. Schematic simulations show that the comparator has less than 1 ns delay variation at an absolute propagation delay of 12 ns. Test signals include frequencies from 0.5 MHz to 10 MHz, amplitudes fmm 30 mV to 1 V and all DC levels within rails.
I. INTRODUCTION
Piezoelectric ceramic materials are widely used in ultrasound measurement systems. In the industry, measurements include properties of suspensions and tluids, e.g density and flow. For portable sensor systems aimed at this market, low power consumption is vital. This sets requirements for low power design in all parts of a sensor, as battery lifetime should be maximized. Design efforts towards a compete stand-alone ultrasound sensor have previously been published. They concem driver and receiver electronics [I] , [2] , [3] , as well as efforts towards sensor networking [4] . An important part still remaining in this evolution is the treatment of an incoming signal, e.g. in a pulse-echo system. In such a case, it can be of interest to measure pulse flight times, as well as to make a complete A D conversion of an incoming pulse.
In the measurement of a time delay between two incoming signals, it may often occur that the signal amplitudes are highly different. For example this is the case in an ultrasound pulse echo measurement system, where the reference echo has higher amplitude than the measured echo. For these cases it is important that the propagation time through a comparator is constant and independent of the incoming signal amplitude. On the other hand, the absolute propagation time must not necessarily be very low. Another application where this is of interest is in the emerging area of time quantization A/D converters. In this case, an added requirement is that the delay should be independent of the reference DC level to the comparator. This paper describes a design strategy towards, and a prototype design of, a low power continuous-time comparator which achieves these requirements. By allowing a relatively long absolute time delay in the comparator, the power consumption is held to a minimum. At the same time, high internal gain achieved by cascaded current amplifiers gives low signal dependent delay variation. By the use of a mixer input stage this is also contained over the full range of rail-to-rail DC reference voltages.
REQUIREMENTS
The target application for the comparator is ultrasound measurement systems for fluids and solids. Typical ultrasound frequency range used in these applications is 0.5 MHz -IO MHz, with required amplitude resolution in the range of IO bits. The list of requirements for the initial design is based on the use of the comparator in two applications as brietly discussed below. The initial design targets are summarized in table I.
A. Level cmssing detection
Level crossing detection can be used e.g. in a pulse echo system to measure distance. With a target distance resolution of I pm and a speed of sound -1500 m/s the corresponding time resolution requirement is 0.67 ns.
Design target is set to At 0.5 ns. Assuming that we are working in a 10 bit system, a choice of f1.2 V references gives an LSB of 2.34 mV. The theoretical quantization noise is then 700 ~V R M S .
The equivalent input noise of the comparator should lie below this value. Thus the design target input noise was set to 250 fiv~11.1~. The minimum overdrive is set to 0.5 LSBzI mV, which gives a design margin of 40 to the target noise level In a time quaritization A/D converter the sampling event is mggered nbt by an incoming clock, but by a level crossing. The h e between level crossings is measured, and the accuracy in this measurement gives an equivalent oversampling htio for the system. The comparator used to detect a level crossing is highly decisive for the performance of the system. Recent rese,arch has shown that an increase in resolution of 0.5 to I hit per doubling of the equivalent oversampling tatio can be achieved [7] , [8] . For a signal bandwidth of IO MHz and a comparator propagation time stability of 0.5/ns, the equivalent oversampling ratio is 50.
This gives an ipcrease in resolution for a chosen structure of up to 5 bits. Thus, if a 5 hit structure with 32 level crossings is used as a base, the desired system resolution of IO hits can be aclueved with the specifications set for the comparator descnbed III this paper. An added requirement for the &e in a time quantization AD converter is that he comp4ator has to be able to work with rail-to-rail reference DC levels without increased propagation time variation. 
DESIGN STRATEGY
The target design requires low propagation delay variation as concluded in previous section. However, the total delay is non critical. Thus, the base for the design strategy is to trade toth delay for low power consumption, while keeping the tihe variation at a low level by the use of high internal
The structurk of the comparator is presented in figure 1 .
The first stag; of the comparator is a single-ended to differential converter. Its main purpose is to equalize the propagation delay for different signal edges and receive signals with DC level within rails. The base of the input stage is a transcondunctance amplifier. Current amplifiers are used as h d d l e amplification stages, whereafter a current comparator is used to drive the output. The overall middle stage 'amplification was calculated to drive the last amplifier output into saturation at minimum input overdrive.
In a linear system the propagation delay depends on the location of the'dominant pole. Assume that the system has one dominant /pole in up, then the propagation delay can be derived from the phase A typical current comparator delay curve decreases asymptotically with increase of the input signal overdrive. This means that for some input signal overdrive range the propagation delay of the comparator can he almost constant, as the comparator then is slew rate limited [9] . Since the propagation delay of the amplifier is constant for w << wp, the chain of amplifiers can be used to amplify the signal to the amplitudes where the current comparator propagation delay is slewing. The current comparator that was used in the design is described in [IO] . It was chosen due to its low delay slope over the input overdrive.
In the following sections the designs of the input stage and the current amplifier are described more in detail.
IV. INPUT STAGE
The input stage of the comparator has to be able to work with rail-to-rail signals with constant gm, transform single-ended signal to differential and to have constant signal propagation delay for all DC levels within rails.
To fulfill all those requirements a complementary differential input stage with constant gm was taken as a basis for the design [ I l l . To provide higher dynamic range the double differential couple is counected to separate bias sources [I21 (see figure 2) . Low power requirement puts a limit on hias currents, thus making input transistors MP1:4 and MN1:4 work in weak inversion region. For this operation region a natural solution for constant gm compensation is Wilson current mirror compensation (transistors MP9:13 and MN9:ll) [131. The Wilson current compensation works by doubling the bias current in a working differential couple, thus making gm constant.
The signals from two complementary differential couples are transmitted to the summing circuit (transistors MP19:20, MN17:iX). Those signals have both bias and signal components. The bias component has to be sub tracted in the summing circuit. Since the bias current in a summing circuit is constant and the bias current in differential couples varies with the input DC level, there is a common mode offset current from the output of the summing stage. This offset current is zero when both P and N couples work, and equal to +* when only one of the couples is operational. In this design, the offset current has been compensated for two reasons. First, as the bias current in the summing circuit is different at different DC input levels it can be difficult to achieve a constant delay. Second, this common mode offset current can result in bad overall amplification and high current consumption of the following stages. The offset current compensation circuit consists of transistors MP14:18 and MN1216. Transistors MP1415 and MN13: 14 mirrors half of the bias current in the differential couples to the summing circuit biasing through the transistors MP16 and MN12. When both P and N couples work the total bias current through MP1:4 and MN1:4 is equal to *. Half of that current is mirrored to the output stage through transistors MP1718 and MN15:16. Therefore the offset current remains at zero.
Assume that only the P couple works. The total bias current through transistors MPl:4 is equal to Ib,,, causing the current through transiston MP1920 to be double as high as through MN17:lS. The common mode offset current will flow out of the output terminals. Because of the DC offset compensation circuit, half of the I&,, current will be mirrored to the transistors MN15:16, thus cancelling the offset current. The same principle applies if only the N couple works.
V. CURRENT AMPLIFIERS
The middle stage amplifiers are made as a differential limiting current amplifiers [ 141 with two additional stages MF'3:6 and input current limitation (see figure 3) . The input current limiter is made of series diode-coupled transistors connected to the supply line and ground. These will shunt excess current away before the input stage goes into saturation. In case of saturation the charge that builds in transistors MPl and MF' 2 causes extra propagation delay which can not be compensated in the following stages.
The propagation delay is defined by the load capacitance of each stage of the amplifier. In a current mirror the load capacitance is to a large extent defined by the gate capacitances CGS and CGD. Since the transistors work in weak inversion region the gate capacitances can vary heavily for different gate-source voltages [15] . This would result in unstable propagation delay. The two additional stages are used to minimize the influence of the gate capacitance by minimizing amplification, and thus transistor area, in each stage. Another positive side of this is the increased bandwidth of the amplifier, which also increases the propagation delay stability. The drawback is an increased absolute propagation delay. By allowing a relatively high absolute value of the propagation delay more stability can be gained. This can be compared to the approach where both gain and number of stages are optimized for speed [16] . Simulated performance of the current amplifiers yield a bandwidth of 107 MHZ and a gain of 15 dB at a power consumption of 248pW.
0-7803-8510-1/04p$20.00 a2004 IEEE. VI. RESULTS been designed and sent to production in metal double poly process. The is 600 x 200 pm. The extracted schematic 'wad, tested with sinusoidal input signals. The signal amplitude was swept from 30 mV to 1 V at different DC levels &thin rails and different frequencies within specified bandhdth. The propagation time variation lies below I ns throughout the complete range of input signals. Althoughjslightly higher than the specified target, the decision was taken to go to production with the design. If a fixed DC reference level is used, delay variations down below the target 0.5 ns is achieved throughout the range of signal amplitudes and frequencies. A summary of simulated pkrfonnance is presented in table III. The comparator is most suitable in applications were a constant propagation delay is critical, such as level crossing detection in ultrasound measurements and quantization AID converters.
